



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 10/23/2003

FIRST NAMED INVENTOR ATTORNEY DOČKET NO. CONFIRMATION NO. APPLICATION NO. FILING DATE 09/924,337 08/06/2001 Shunpei Yamazaki 07977-211003 3550 26171 10/23/2003 **EXAMINER** 7590 FISH & RICHARDSON P.C. NELSON, ALECIA DIANE 1425 K STREET, N.W. ART UNIT PAPER NUMBER 11TH FLOOR WASHINGTON, DC 20005-3500 2675

Please find below and/or attached an Office communication concerning this application or proceeding.

V

	Application No.	Applicant(s)
. Office Action Summary	09/924,337	YAMAZAKI ET AL.
	Examiner	Art Unit
The MAU INC DATE of this communication and	Alecia D. Nelson	2675
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply		
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status		
1)⊠ Responsive to communication(s) filed on <u>11 August 2003</u> .		
<u> </u>	is action is non-final.	
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is		
closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims		
4)⊠ Claim(s) <u>1-26</u> is/are pending in the application.		
4a) Of the above claim(s) is/are withdrawn from consideration.		
5) Claim(s) is/are allowed.		
6)⊠ Claim(s) <u>1-26</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction and/or election requirement. Application Papers		
9) The specification is objected to by the Examiner	r	
10) The drawing(s) filed on is/are: a) □ accepted or b) □ objected to by the Examiner.		
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).		
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.		
If approved, corrected drawings are required in reply to this Office action.		
12) The oath or declaration is objected to by the Examiner.		
Priority under 35 U.S.C. §§ 119 and 120		
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).		
a) ☐ Ali b) ☐ Some * c) ☐ None of:		
 Certified copies of the priority documents have been received. 		
2. Certified copies of the priority documents have been received in Application No		
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 		
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).		
 a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121. 		
Attachment(s)		
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal	y (PTO-413) Paper No(s) Patent Application (PTO-152)
.S. Patent and Trademark Office		

U.S. Patent and Trademark Onice PTO-326 (Rev. 04-01)

Art Unit: 2675

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(f) or (g) prior art under 35 U.S.C. 103(a).

2. Claims 1-15, 21-22, and 26 are rejected under 35 U.S. C. 103(a) as being unpatentable over Misawa et al (U.S. Patent No. 5,250,931) in view of Sasaki et al (U.S. Patent No. 5,818,068) and Funai et al. (U.S. Patent No. 5,550,070).

Art Unit: 2675

With reference to **claim 1**, **Misawa** et al. teaches an active matrix panel for driving a liquid crystal display. The active matrix panel includes a plurality of gate lines and source lines and a thin film transistor at each intersection coupled to a liquid crystal driving electrode all formed on a first transparent panel substrate. A second transparent substrate with transparent common electrodes thereon is spaced apart from the panel substrate and a liquid crystal material is placed in the space between the substrates. At least one of a gate line driver circuit and a source line driver circuit is formed on the panel substrate and coupled to the gate lines and source lines. The driver circuits include TFT's of thin film silicon of P-type and N-type (see column 4, line 43-column 5, line 5).

Misawa et al. fails to teach the usage of a logic circuit for processing a signal required for driving the driver circuit, wherein the logic circuit includes one or more of a phase comparator, LPF, VCO, frequency divider, horizontal or vertical scanning oscillator, D/A converter, an I/O port, a differential amplifier, operational amplifier, a comparator or memory, and a signal including image information transmitted to the pixel matrix circuit. However, Misawa et al. does teach that the active matrix panel (10) is operated by applying a clock signal CLX and a start signal DX to input terminals (34) and (35) of source line driver circuit (12). A plurality of video signals are input into a plurality of corresponding input terminals (36) of source line driver circuit (12) (see column 5, lines 6-13). Misawa et al. also fails to teach that the plurality of TFT's comprise a plurality of rod-shaped crystals. Misawa et al. also fails to specifically teach that the pixel matrix circuit, the driver circuit and the logic circuits

Art Unit: 2675

are disposed over the same substrate. However, it is disclosed with reference to the conventional art that a flexible substrate (3) containing the driving circuits (4) and the active matrix panel (1) are mounted on a substrate (6) (see column 1, lines 18-30). Therefore it would have been obvious to allow the logic circuits to as well be included on the substrate along with the driving circuitry.

Sasaki et al. teaches an active matrix type display device that includes a negative logic product circuit (13) which has two inputs, and receives logic signals X and Y into input terminals (15) and (16) in synchronization with a clock signal C which is input to a terminal (14), and a floating output terminal (17) (see column 9, lines 11-19). It is further taught that the pixels (82) and the driving circuits (84, 85) are formed on an insulating substrate (81) (see column 13, lines 49-59). Sasaki et al. also teaches that the display device of the disclosed invention could be an electroluminescence display device (see column 14, lines 50-53).

Funai et al. teaches that the crystalline silicon region (108) is made of a plurality of needle-shaped or column-shaped silicon crystals having a growth direction in parallel with the surface of the substrate (101) (see column 8, lines 55-58).

With **reference to claims 2-4**, Funai et al. further teaches that in the crystalline silicon film (110), the needle-shaped or column-shaped silicon crystals grow in a direction represented by an arrow (125), and in each needle-shaped or column-shaped silicon crystal, no grain boundaries are present in the direction (125) (see column 10, lines 11-15).

Art Unit: 2675

With reference to **claims 5 and 6**, it is an obvious function of liquid crystal devices for there to be an anisotropic property between the channel length direction and a channel width direction of the active layer, as well as there is and intrinsic or substantially intrinsic channel form region of the active layer.

With respects to **claims 7 and 8, Sasaki** et al. teaches that the metal element for enhancing crystallization includes at least one selected from the group consisting of nickel, iron, cobalt, palladium, and platinum. Sasaki et al. fails to teach the specific amount in usage, however the amount of metal element used is designers choice.

With reference to **claim 9**, Funai et al. teaches a gate insulating film (113) is formed on the crystalline silicon film (112), and a gate electrode (114) is formed on the gate insulating film (113). Further it is taught that in the case where the amorphous silicon film (103), the high-concentration nickel region (109), and the region (107) containing nickel in large concentrations are included in the crystalline silicon film (112) (see column 9, lines 45-62).

With respects to **claims 11-13**, **Misawa** et al. teaches that a pair of through holes (102) and (103) are opened simultaneously to expose source and drain regions (87) and (89) for connecting conductive line (93) and electrode (94) (see column 22-25). Insulating film (95) acts as a capacitor for preventing application of DC voltages to the liquid crystal material (96) (see column 7, lines 30-35).

With reference to **claims 22 and 26** Sasaki et al. also teaches that the display device of the disclosed invention could be an electroluminescence display device (see column 14, lines 50-53).

Art Unit: 2675

Therefore it would have been obvious to one having ordinary skill in the art at the time of the invention to include a logic circuit as taught by Sasaki et al. to a similar system environment as taught by Misawa et al., this would therefore allow for processing of required driving signals to be transmitted to the pixel matrix via the driving circuit.

3. Claims 16-19, 23, and 24 are rejected under 35 U.S. C. 103(a) as being unpatentable over Sasaki et al. in view of Zhang et al. (U.S. Patent No. 5,888,857).

Sasaki et al. teaches a plurality of pixels arranged in a matrix, driver circuitry for driving pixels, and a NAND circuit (13) receives logic signals X and Y into input terminals (15) and (16). Sasaki et al. teaches an active matrix type display device that includes a negative logic product circuit (13) which has two inputs, and receives logic signals X and Y into input terminals (15) and (16) in synchronization with a clock signal C which is input to a terminal (14), and a floating output terminal (17) (see column 9, lines 11-19). It is further taught that the pixels (82) and the driving circuits (84, 85) are formed on an insulating substrate (81) (see column 13, lines 49-59). Sasaki et al. also teaches that the display device of the disclosed invention could be an electroluminescence display device (see column 14, lines 50-53).

Sasaki et al. fails to teach the sub-threshold coefficients of the transistors, however does teach the usage of the N- and P-type transistors. Sasaki et al. also teaches that the display device of the disclosed invention could be an electroluminescence display device (see column 14, lines 50-53).

Art Unit: 2675

Zhang et al. teaches that the field effect mobility of the TFT obtained was 40 to 60 cm²/Vs in the N channel type and 30 to 500 cm²/Vs in the P channel type.

With reference to claims 23 and 24, it would have been obvious to one having ordinary skill in the art at the time of the invention that the semiconductor device be an electroluminecent device as opposed as an active matrix liquid crystal device being that they are both active matrix and require usage of the same components.

Therefore it would have been obvious to one having ordinary skill in the art at the time of the invention to include the field effect mobility of the TFT's as taught by Zhang et al. to the system as taught by Sasaki et al. to provide and improved semiconductor device with better reliability and performance.

4. Claims 20 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sasaki et al. in view of Hirakata (U.S. Patent No. 5,959,599).

Sasaki et al. teaches a plurality of pixels arranged in a matrix, driver circuitry for driving pixels, and a **NAND** circuit (13) receives logic signals X and Y into input terminals (15) and (16). Sasaki et al. teaches an active matrix type display device that includes a negative logic product circuit (13) which has two inputs, and receives logic signals X and Y into input terminals (15) and (16) in synchronization with a clock signal C which is input to a terminal (14), and a floating output terminal (17) (see column 9, lines 11-19). It is further taught that the pixels (82) and the driving circuits

Art Unit: 2675

(84, 85) are formed on an insulating substrate (81) (see column 13, lines 49-59).

Sasaki et al. also teaches that the display device of the disclosed invention could be an electroluminescence display device (see column 14, lines 50-53).

Sasaki et al. fails to teach the amount of voltage needed to drive the gate insulating film of the TFT when it is at a certain thickness.

Hirakata teaches an active matrix type liquid-crystal display unit which in the case of using silicon oxide 1200 angstrom in thickness as a gate insulation film, there are very little elements which are destroyed in a stage where a voltage between the gate and the source is up to 10 V (see column 10, lines 29-33). Further it would be obvious to one having ordinary skill in the art to apply a higher operating voltage to the gate insulating film when the film is thicker as opposed to the amount applied when the film is thinner.

With **reference to claim 25** Sasaki et al. also teaches that the display device of the disclosed invention could be an electroluminescence display device (see column 14, lines 50-53).

Therefore it would have been obvious to one having ordinary skill in the art at the time of the invention to add the applied voltage levels as taught by Hirakata, to the system as taught by Sasaki et al. to thereby provide an active matrix type liquid crystal display unit in which power consumption is reduced and very little elements are destroyed by applying a higher voltage to the thinner film.

Response to Arguments

5. Applicant's arguments filed 8/11/03 have been fully considered but they are not persuasive. The applicant argues that the applied references fail to teach a logic circuit including one or more of the circuits recited in the claim, however Sasaki et al. teaches the logic circuits including I/O ports as explained above with reference to the claims. It is also argued that the applied references fail to teach that the logic circuits are formed on the same substrate as the pixel and driver circuits. However, this is taught as well as explained above with reference to Sasaki et al.

Conclusion

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2675

Page 10

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Alecia D. Nelson whose telephone number is (703)305-0143. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Steve Saras can be reached on (703)305-9720. The fax phone numbers for the organization where this application or proceeding is assigned are (703)872-9314 for regular communications and (703)308-9051 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)305-4700.

adn/ADN October 20, 2003

> DENNIS-DOON CHOW PRIMARY EXAMINER